advances in epoxy molding compounds

Advances in Epoxy Molding Compounds – Dexter Technical Paper (1992)

Dr. H. W. Rauhut

Research Scientist, Dexter Electronic Materials Division

Technical Paper, March 1992


For about thirty years, electronic device encapsulation has been the charter of epoxy molding com­pounds. First, epoxy packages embedded transistors, then DIP ICs, later VLSI ICs, SOICs, PLCCs, and now TSOPs and high-pin QFPs. There is an ongoing proliferation of device and package types, of which only a partial listing is shown below. High-performance ICs exhibit high speed and shrinking device features on larger semiconductor dies in smaller and thinner packages, as reflected in references (1), (2) and (3). The level of integration continues to increase in VLSI and microprocessor units. Plastic packaging has become more complex. Driving forces include automation, automobile appli­cations and powerful, portable computer designs. An example of our growing dependence on microelectronic devices is shown by the automotive industry in Figure 1. Surface mount technology is the way of the future (Figure 2). Many modern electronic applications are also cost-driven. Semiconductor epoxy molding compounds have followed all these demanding developments, as they are an integral part of high technology. This paper describes and illustrates the evolution of microelectronic grade epoxies, their past, their present and their future (where discernible). Included are key areas of new development and methodology.

Electronic content per car
Market share of through-hole vs. surface-mount ICs


The first microelectronic powders, i.e., crystalline silica-filled, anhy­dride cured Bis-A type epoxies, exhibited low glass transition temperatures and high coefficients of thermal expansion (Figures 3 & ­4). Both properties were signi­ficantly improved around 1968, through (FS) fused silica-filled systems based on ECN (Epoxy Cresolic Novolac) resins and phenolic novolac hardeners. Further details on compound compositions were described earlier (4).

Evolution of Tg  of epoxy packages

ECN became the workhorse resin, with typical TGs of 150-175°C (Figure 3). At present, industry debates the merits of both lower and higher glass transition temperature (Tg) and pursues both, dependent on the application. In the CTE area, epoxies are following a path of steadily decreasing thermal expansion (Figure 4), mainly through increasing their FS level, a logical development in view of package low-stress requirements.

Evolution of CTEs and Filler Levels of Epoxy IC Packages

Both resin and filler technology, including the introduction of spherical FS and a trend towards finer filler particles, have contri­buted to increased package performance (Figure 5). Conse­quently, shrinkage is decreasing (Figure 6).

Upper limit of fused silica particle fillers
Shrinkage in semiconductor-grade epoxy compounds


The evolution of memory devices (including 4-16 Megabits), SOICs, QFPs and many other packages, requires steadily decreasing package stress. One can calculate the compressive stress of epoxy packages using CTE / modulus data from Thermal or Dynamic Mechanical Analyses and the following formula:

Formula for compressive stress

In these terms, the current low-stress status and trend are reflected in Figure 7. As discussed before, low-stress is associated with improved thermal cycle and thermal shock performance (5). Consequently, these epoxy properties show increasing trends (Figures 8-10).

Evolution of low-stress epoxies calculated compressive stress
Temperature cycling (–65/+150 °C/Air-to-Air) requirements for zero failures

With experimental materials, the future has already begun, as shown in a comparison of Figures 10 and 11. Such severe T-shock testing does not only demonstrate low-stress, but also toughness, a desirable feature of plastic packages with reduced size and thickness.

Thermal shock (–65/+150 °C/Air-to-Air) requirements for zero failures
Accelerated T-shock testing (–196/+260 °C)
T-shock performance (–196/+260 °C)

Figure 12 contains a calculated stress framework, in which data from various compounds is inserted. Evidently, the industry uses a wide range of CTEs and moduli for similar low package stress. Ideally, lowest CTEs and moduli should be combined. However, natural limits are set, since CTEs and moduli move into opposite directions in high-filler systems. Lowest stress DEM compounds benefit from either relatively low moduli or very low CTEs (Figures 12-13).

Compressive stress vs. CTE
CTE of DEM epoxies

 At present, the industry debates whether low-TG or high-TG approaches should be taken in low-stress compounds. As shown in Table 1, advantages and disadvantages are associated with each position, and a clear trend has not yet emerged. The author has experienced low-stress compounds with TGs from about 120° to 200°C. It appears that pragmatism prevails, dependent on the best results for a given device type.

Advantages and disadvantages of low stress approaches

Certain devices may generate a significant amount of Joule’s heat. In such cases, heat sinks are employed, but increased thermal conductivity through the plastic package is also desirable (6). Low-stress features were combined with high thermal conductivity for SiC packages and high power applications. Thermal conductivity increases in epoxies over the last twenty-five years are illustrated in Figure 14.

Maximum thermal conductivity requirements for special applications


On printed wiring boards, SMT is rapidly replacing through-hole technology (Figure 2). Small amounts of absorbed moisture in ICs may cause a popcorn phenomenon during vapor-phase reflow soldering, as high-boiling (215 °C) fluorocarbon fluid quickly vaporizes the moisture in the IC package and exerts pressure. Especially thin packages with large dies are vulnerable, since the force IC is exerted on the not only proportional to water vapor pressure, but also to the square of (L/T). L = IC pad Length; T = smallest IC Thickness.

Details on temperature/moisture exposure prior to popcorn testing may vary. Zero failures also depend on the device type (Figure 15). Encapsulant adhesion to the silicon chip has been identified as an anti-popcorn factor. As shown in our C-SAM study, reduced wax amounts help improve chip adhesion (Table 2). However, some wax is needed for epoxy moldability in production, an example of a trade-off situation.

Another anti-popcorn factor, just recently demonstrated, is package toughness together with low-stress, as reflected by accelerated T-shock testing in Figure 16. The best performing system shows zero solder dip failures using indented PLCCs. Besides tough­ness, reduced stress concen­trations in the plastic package are helpful.

Anti-popcorn evolution (IC exposure to 85 °C/ 85% RH)
Moist PLCC solder dips @ 215 °C vs. T-shock performance
Wax Level vs. C-SAM adhesion of 230 × 230 mils die after vapor phase treatment

High hot flexural strength is another important factor to control package cracking during vapor-phase soldering, as shown by a series of DEM compounds in Figure 17. For moisture absorp­tion, we usually employ pressure cooker (15 psi steam) exposure, rather than 85°C/85%RH condi­tions with much lower absorption (Figure 18). Whatever the condition, anti-popcorn remains an industry-wide challenge.

Vapor phase failures vs. hot flexural strength
MG60F Moisture Absorption


The selection of pure raw materials for epoxies is important for enhanced moisture perform­ance. Ever finer and thinner aluminization patterns on highly integrated silicon chips can be quickly corroded in the presence of ionic impurities. Impurities in epoxies and their raw materials are now significantly lower than twenty years ago (Figure 19–22). Aluminum corrosion is also controlled by water extract conductivity and hydrogen ion concentration (pH). Since mobile ions, such as Cl and Na+, are particularly harmful, their levels have been much reduced (Figure 21–22).

Water extract conductivity and pH of semiconductor grade epoxies
WEC, pH, and free-phenol content in Novolac hardeners
Hydrolyzable chloride in semiconductor-grade ECN resins
Sodium in semiconductor-grade ECN resins


Advanced microelectronic devices have become increasingly more sensitive in Humidity-Temperature tests with Bias (HTB) and without. In addition, more demanding device tests and reliability evolved over the years. Highly Accelerated Temperature and Humidity Stress Test (HAST) techniques were developed (7). Consequently, microelectronic encapsulation powders do not only require pure raw materials, but also well balanced formu­lations and suitable manufacturing processes. Designed experimen­tation has been employed to identify suitable means for such challenges, including research on corrosion inhibitors and ion scavengers. An example of an epoxy with improved reliability is shown.


Molding compounds and their processing conditions include numerous, occasionally inter­acting factors, which are efficiently researched by designed experi­mentation. In classical experimen­tation, a balance of all factors is usually missing; bias and random failure are ignored. Designed experimentation identifies the significance or insignificance of each factor, and may point out factor interactions. Data interpre­tation by statistical means can be done manually (8,9), but computer software simplifies the task.


With emphasis on high perform­ance, epoxies must also aid, not hinder package manufacturing. Conventional, multi-cavity transfer molding has become less produc­tive and uniform in quality than automatic molding (in 1-4 cavities with multi-plungers). Speed of cure, hot strength and release without premature cavity staining are important moldability issues. With time progressing, the number of non-staining shots is increasing. Also considered are the effects of molding on IC features inside of devices, such as paddle shift and wire sweep. Designed experimentation has been successfully used to identify composition factors and molding parameters that control wire sweep (Figure 23).


Random soft error adversely affects 256K RAM and megabit devices (10). Therefore, low-alpha epoxies with very low uranium (U) and thorium (Th) contamination are needed as encapsulants. Typical requirements call for <0.5 ppb U, and synthetic fused silicas have to be employed as fillers. Low-alpha epoxies are only briefly mentioned here, since they were recently described (11). The evolution of alpha emission in DEM epoxy compounds is shown in Figure 24.

Wire sweep vs. transfer molding conditions
Alpha emission of DEM compounds


Epoxy molding compounds have become sophisticated microelectronic encapsulants since their humble beginnings thirty years ago. Key performance properties and moldability have significantly changed in order to meet the challenges of a great variety of devices, including automold applications. Thin, large-chip epoxy packages require anti-popcorn performance and very low stress. Moisture reliability is more demanding, and epoxies for megabit memory devices must feature low alpha radiation. This paper reflects the current status, methodology, new development of semiconductor grade epoxies and some property projections into the near future.

CAPLINQ specializes in the distribution and technical expertise of specialty chemicals and materials, including but not limited to thermal interface materials, epoxy molding compounds (EMCs) and coating powders, and adhesives. In particular, CAPLINQ represents EMCs from Hysol Huawei Electronic Co. Ltd. in Europe, America, and Asia while we also manufacture our own line of products.

You may find it useful to browse our overall semiconductor-grade epoxy molding compounds product catalog. We also have Die attach materials, Thermal interface materials, and Encapsulation materials that can provide solutions to you and your team.

Please also refer to this CAPLINQ Product Portfolio presentation for detailed information about our product offerings.

Should there be additional specifications required, please contact us to assist and provide you with additional recommendations.


  1.  R. Scoff, “Packaging High-Speed, High-Performance ICs”, Semiconductor International, August 1991, pp. 64-68.
  2.  M. Cohen et al, “TSOP’s Make IC DRAM Cards Possible With Conventional Technology”,
    Microelectronics Manufacturing Technology, September 1991, pp. 19-20.
  3.  P. Robock, “Plastic Packaging Technology-A User’s Perspec­tive”, IBM publication.
  4.  H. Rauhut, “Epoxy Encap­sulants”, Thermoset RETEC 1988, pp. 117-127.
  5.  H. Rauhut, “Low-Stress Epoxy Encapsulants”, Thermoset
    RETEC 1990, pp. 240-248; SPE Thermoset RETEC 1983 and 1984.
  6. P. Procter and J. Solc, “Improved Thermal Conductivity in Microelectronic Encapsulants”, IEEE Proceedings 1991, pp. 835­842.
  7. J. Gunn et al, “Highly Accel­erated Temperature and Humidity Stress Test Technique (HAST)”, Reliability Physics, 1981, IEEE catalog No. 81CH1619-6, pp. 48­51.
  8.  DuPont, Specialty Services, “Strategy of Experimentation”, Revised Edition, October 1975.
  9. T. B. Barker, “Quality by Experimental Design”, Marcel Dekker, Inc., New York, 1985.
  10. T. C. May et al, “Alpha­Particle-Induced Soft Errors in Dynamic Memories”, Reliability Physics Symposium, 1978, IEEE, Volume ED-26, No. 1, 1979.
  11. H. Rauhut, “Low-Alpha Epoxy Molding Compounds”, SPE ANTEC, Technical Papers Vol. XXXVII, 1991, pp. 1260-1264.


AbbreviationFull FormAbbreviationFull Form
CHIPSection (die) of semiconductor wafer for ICsDIPDual In-line Package
CMOSComplementary Metal-Oxide Semiconductor / Logic ICDRAMDynamic Random-Access Memory
COBChip on BoardICIntegrated Circuit
DIESection (chip) of semiconductor wafer for ICsHASTHighly Accelerated Stress Testing (Temp / Moist)
MNOSMetal Nitride Oxide SemiconductorMCMMulti-Chip Modules
MOSMetal Oxide SemiconductorNMOSNegative Metal Oxide Semiconductor
PGAPin-Grid ArrayPLCCPlastic Leaded Chip Carrier / Leaded Quad Package
PMOSPositive Metal Oxide SemiconductorPWBPrinted Wiring Board
QFPQuad Flat PackRAMRandom-Access Memory
S/CSemiconductorSMTSurface Mount Technology
SOICSmall Outline Integrated CircuitSQFPShrink Quad Flat Pack
TABTape Automated Bonding (ICs)TSOPThin Small Outline Package
VLSIVery Large-Scale Integration (ICs)

About Rose Anne Acedera

Leave a Reply

Your email address will not be published. Required fields are marked *